High-level power modeling, estimation, and optimization
نویسندگان
چکیده
منابع مشابه
Power modeling for high-level power estimation
In this paper, we propose a modeling approach that captures the dependence of the power dissipation of a combinational logic circuit on its input/output signal switching statistics. The resulting power macromodel, consisting of a single four-dimensional (4-D) table, can be used to estimate the power consumed in the circuit for any given input/output signal statistics. Given a low-level (typical...
متن کاملHigh Level Power Estimation
High level power estimation is essential for designing complex low-power ICs. However, the lack of flexibility of all previously presented high level power estimation approaches limits their use to small (datapath) parts of ICs. In this paper a more general and flexible high level power estimation approach is presented, based on VHDL simulation. The obtained results are very encouraging.
متن کاملHigh Level Statistical Power Estimation
− In this paper, we propose a numerical power estimation technique for register transfer level. This technique allows to estimate the power dissipation of intellectual property (IP) components to their statistical knowledge of the primary inputs/outputs. During power estimation procedure, the sequence of an input stream is generated using input metrics and the numerical macromodel function is u...
متن کاملHigh-Level Power Analysis and Optimization
high level power analysis and optimization What to say and what to do when mostly your friends love reading? Are you the one that don't have such hobby? So, it's important for you to start having that hobby. You know, reading is not the force. We're sure that reading will lead you to join in better concept of life. Reading will be a positive activity to do every time. And do you know our friend...
متن کاملHigh-Level Interconnect Delay and Power Estimation
It is now well admitted that interconnects introduce delays and consume power and chip resources. To deal with these problems, some studies have been done on performance optimization. However, as the results presented in this paper show, such techniques are not based on good criteria for interconnect performance optimizations. We have, therefore, developed a high-level estimation tool based on ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 1998
ISSN: 0278-0070
DOI: 10.1109/43.736181